[1]
2026. A Comprehensive Study on Low-Power Compressor Architectures for High-Speed Digital Arithmetic Circuits. International journal of electronics and communications. 6, 01 (Jan. 2026), 1–5. DOI:https://doi.org/10.55640/.