(1)
Accelerated FIR Filter Design on FPGAs Leveraging Specialized Compressor Architectures and Optimized Approximate Adders. ijec 2025, 5 (01), 9-13.