1.
Accelerated FIR Filter Design on FPGAs Leveraging Specialized Compressor Architectures and Optimized Approximate Adders. ijec. 2025;5(01):9-13. Accessed December 4, 2025. https://www.academicpublishers.org/journals/index.php/ijec/article/view/5974