[1]
“A Comprehensive Study on Low-Power Compressor Architectures for High-Speed Digital Arithmetic Circuits”, ijec, vol. 6, no. 01, pp. 1–5, Jan. 2026, doi: 10.55640/.