“A Comprehensive Study on Low-Power Compressor Architectures for High-Speed Digital Arithmetic Circuits”. International journal of electronics and communications 6, no. 01 (January 1, 2026): 1–5. Accessed January 22, 2026. https://www.academicpublishers.org/journals/index.php/ijec/article/view/9590.