[1]
“Design-for-Test (DFT) strategies for high-performance computing and graphics chips”, ijvsli, vol. 5, no. 01, pp. 10–34, May 2025, doi: 10.55640/ijvsli-05-01-03.