“Reducing Latency and Enhancing Accuracy in LLM Inference through Firmware-Level Optimization”. International Journal of Signal Processing, Embedded Systems and VLSI Design, vol. 5, no. 02, July 2025, pp. 26-36, https://doi.org/10.55640/ijvsli-05-02-02.