“Design-for-Test (DFT) Strategies for High-Performance Computing and Graphics Chips”. International journal of signal processing, embedded systems and VLSI design 5, no. 01 (May 9, 2025): 10–34. Accessed November 12, 2025. https://www.academicpublishers.org/journals/index.php/ijvsli/article/view/4306.