This paper presents a novel approach to designing ultra-low power CMOS multiplexers using Current Mode Logic (CML) technology. CMOS multiplexers are essential components in modern integrated circuits, facilitating efficient data routing and selection. However, traditional CMOS designs often face challenges related to power consumption, especially in battery-operated devices and energy-constrained applications. The proposed approach leverages CML technology, known for its inherent advantages in power efficiency and high-speed operation. By optimizing the circuit design and utilizing CML's unique characteristics, significant reductions in power consumption are achieved without compromising performance. Key aspects of the design methodology, including transistor sizing, biasing techniques, and layout considerations, are discussed to highlight their impact on power efficiency. Simulation results demonstrate the effectiveness of the CML approach in achieving ultra-low power consumption while maintaining reliable multiplexer functionality across varying operational conditions. This study contributes to advancing the field of low-power circuit design, offering insights and strategies that can be applied to enhance the energy efficiency of multiplexer circuits in future integrated circuit designs.

Current Mode Logic (CML), CMOS multiplexer, Ultra-low power design

R. Amirtharajah and A. Chandrakasan, “A micropower programmable DSP using approximate signal processing based on distributed arithmetic,”IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 337–347,Feb.2004.

H. Soeleman, K. Roy, and B. C. Paul, “Robust sub threshold logic for ultra-low-power operation,” IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 9, no. 1, pp. 90–99, Sep. 2001.

B. H. Calhoun, A. Wang, and A. Chandrakasan, “Modelling and sizing for minimum energy operation in sub threshold circuits,” IEEE J. Solid-State Circuits, vol.40, no. 9, pp. 1778–1786, Sep. 2005.

B. H. Calhoun and A. Chandrakasan, “Ultra-dynamic voltage scaling (UDVS) using sub threshold operation and local voltage dithering, ”IEEE J. Solid-State Circuits, vol.41, no. 1, pp. 238–245, Jan.

C. Enz, M. Punzenberger, and D. Python,“Low-voltage log-domain signal processing in CMOS and Bi-CMOS , ” IEEE Trans. Circuits Syst. II, Analog Digital Signal Process., vol. 46, no. 3, pp. 279–289, Mar.1999.

M. Horowitz et al., “Low-power digital design,” in Proc.IEEE Int. Symp. Low Power Electronics and Design (ISLPED), 1994, pp. 8–11.

G. Gielen, “Ultra low-power sensor networksin nanometer CMOS,” in Int. Symp. Signals, Circuits and Systems (ISSCS), Jul. 2007, vol. 1,pp. 1–2.

L. S. Wong et al., “A very low-power CMOS mixed-signal IC for implantable pacemaker applications,” IEEE J. Solid-State Circuits, vol.39, no. 12, pp. 2446–2456, Dec.2004.

C. Enz, F. Krummenacher, and E. Vittoz, “An analytical MOS transistor model valid in all regions of operations and dedicated to lowvoltage and low-current applications,”AnalogIntegr.Circuits& Signal Process. J., vol. 8, pp. 83–114, Jun. 1995.

B. A.Warneke and K. S. J. Pister, “An ultra-low energy microcontroller for smart dust wireless sensor networks,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 316–317, 2006.

C. Enz and E. Vittoz, Charge-Based MOS Transistor Modelling: TheEKV Model for Low-Power and RF IC Design. New York: Wiley,2006.

D. Suvakovic and C. A. T. Salama, “A low Vt CMOS implantation of an LPLV digital filter core for portable audio applications,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal process., vol. 47, no.11,pp. 1297–1300, Nov.2000